A dual channel heterostructure consisting of strained-Si/ strained-Si1-yGey on a relaxed Si1-xGex buffer (y>x), provides a platform with high hole mobilities (μeff) that depend directly on Ge concentration in the Si1-yGey layer. Ge out-diffusion from the strained-Si1-yGey layer into the relaxed Si1-xGex buffer, which occurs during high temperature processing, reduces the peak Ge concentration in the strained-Si1-yGey layer and degrades hole μeff in these dual-channel heterostructures. We present a tri-layer heterostructure of strained-Si/strainedSi1-yGey/strained-Si grown on a relaxed Si1-xGex buffer. The Ge diffusion coefficient in tensilely strained Si is very low, leading to much reduced Ge out-diffusion from the strained-Si1-yGey layer in the tri-layer heterostructure. Numerical simulations were undertaken in order to investigate the diffusion characteristics of the dual channel. A diffusion coefficient of Ge that matches well with the existing literature values over an entire range of Ge concentration was used for the diffusion simulation. A new finite difference scheme, which has much improved accuracy over the ones described in literature, has also been used for the simulations. Numerical investigations and SIMS results establish that trilayer heterostructures retain a higher peak Ge concentration in the strained-Si1-yGey layer than corresponding dual-channel heterostructures after identical thermal treatment. Ringshaped MOSFETs were fabricated on both platforms and subjected to varying processing temperatures in order to compare the extent of μeff reduction with thermal budget. Hole μeff enhancements are retained to a much greater extent in a tri-layer heterostructure after high temperature processing as compared to a dual channel heterostructure. The improved thermal stability of a tri-layer heterostructure combined with improved hole μeff provides a platform for fabricating high μeff p-MOSFETs that can be processed over higher temperatures without significant losses in hole μeff. Figure 2: Mobility plot showing that higher enhancements are retained in a tri-layer heterostructure as compared to a dual -channel heterostructure, after similar high temperature processing.
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